arc, in FSM, 48, 238 arithmetic, 14-17 checksum, 207-209 floating point, 165-167 microprocessor instructions, 58 Artesyn, 390 ASCII (American Standard Code for Information Interchange), 102-103 ASIC (application specific integrated circuit) defined, 222 synthesis library, 223 versus PLD and FPGA, 249-251, 261 ASK (amplitude shift keying), 108 assembly benefits, 75-76, 132 defined. 72 directive, 73 Asset InterTech, 433 Astec. 390 asynchronous DRAM interface, 89 EPROM interface, 80-81 FIFO interface, 95 inputs to flop-flops, 19 microprocessor bus, 65-67 reset using Verilog, 226 signals and crosstalk, 409 SRAM interface, 87 Atmel, 258 atomic operation, 90 AVX Corporation, 389 AWG (American wire gauge), 391

B

bandpass filter, *see* filter band-reject filter, *see* filter bandwidth communications, 98–99, 108, 197 disparity between microprocessor and memory, 149, 157 memory improvement, 170–171 bank address register, 67–68 base, BJT, *see* transistor baseband, 108 baud, 109 BCD (binary coded decimal), 43, 123 behavioral HDL design, *see* HDL BER (bit error rate), 203 BGA (ball grid array), 40, 421, 424

big-endian, 137, 212 binary encoded FSM, see FSM binary operator, 4 binary, base-2, 11 bit defined, 11 versus baud, 109 BJT, see transistor Bode plot, 284, 437 Boolean logic defined, 4 simplification, 7-8 using HDL, 222 boot defined, 57 flash memory, 83 boundary scan, see JTAG branch defined. 58-60 effect on PC, 60, 74 PIC microcontroller, 132 pipelining problems in microprocessor, 162-163 reset vector, 62 software locality, 150-151 to subroutine, 60 branch prediction, 164 breadboard, 425 solderless, 427 breakout box, see RS-232 bridge network, 217-218 PCI bus, 72 broadcast address, 112, 112 bubble diagram, see FSM, state transition diagram buffer, 29-30, 229 bus, 68-69 control logic, 229 memory, 100, 171 tri-state, see tri-state buffer bus asynchronous, 65-67 buffer, 229 clock domain crossing, 236-237 contention or fight, 29-30 defined, 29-30, 57 fault, 141 I/O controller, 71-72 interface design example, 227-229 interface FSM design example, 239, 241-242

microprocessor with cache, 156 network topology, 110–111 ripper, schematic diagram, 49 RS-485 network, 112–114 bypass capacitor, *see* capacitor byte, 11

С

cache burst DRAM access, 90 coherency, 157 controller, 150, 156 defined, 150 direct mapped, 152-153 flush, 151 flush algorithm, 154 fully associative, 152, 161 hit. 150 instruction and data, 154-155 levels, 157 line, 151 locking memory regions, 156 miss, 150 no-write, write-through, and write-back, 151 performance, 171 set associative, 153-154 sizing, 157 thrashing, 153, 155 virtual memory relationship, 160 CAD (computer aided design), 436 Cadence, 224, 244, 409, 436 California Micro Devices, 417 CAM (content addressable memory), 189-191 binary versus ternary, 189-190 internal structure, 189 linked to SRAM, 190 management, 189-191 capacitor AC properties, 274–275 aluminum, 393 bypass and decoupling, 275, 393-394, 411-412 DRAM. 88-89 filter. 283–285 lead inductance, 394 nonideal model, 277 series and parallel combination, 276 switching regulator noise reduction, 388 tantalum, 393 unit of measure, 272

carrier, 108 carry bit, 14 CAS, see DRAM cathode, 293 CE (chip enable), 80, 89-90 cell, network, 111 ceramic EPROM package, 80 resonator, 356 channel 8B10B coding, 203-207, 405 8B10B comma pattern, 203 bandwidth, 99 **BER. 203** coding, 194, 199 communication, 197, 199 DMA, 70 FET, see transistor characteristic impedance, see impedance, transmission line chassis grounding, 413-415 checksum, 194 calculation logic, 207-209 chemical diffusion, 36 Cherokee, 390 choke, see inductor CISC (complex instruction set computing), 145-147, 149 clock ceramic resonator, 356 computer design example, 67 defined. 18 distribution. 357-360 distribution limitations, 367-368 DLL, see DLL domain crossing, 95, 233-237 electromagnetic radiation, 413 enable (on a flip-flop), 19 Fourier analysis, 280 FPGA. 258 frequency and period, 24-25 frequency synthesis, 364-365 generation options on PIC, 131-132 jitter, 27, 199, 357, 364, 367 logic and Verilog, 226 low skew buffer, 357 matching wire delay, 358 microprocessor performance, 169-170 multiboard distribution example, 361, 363-364